Fix import error of ds autotp (#11307)

This commit is contained in:
binbin Deng 2024-06-13 16:22:52 +08:00 committed by GitHub
parent 3682c6a979
commit f97cce2642
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
7 changed files with 7 additions and 5 deletions

View file

@ -14,5 +14,5 @@ if grep -q "Core" /proc/cpuinfo; then
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
fi fi
export TORCH_LLM_ALLREDUCE=0 # Different from PVC export TORCH_LLM_ALLREDUCE=0 # Different from PVC
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank python run.py mpirun -np $NUM_GPUS --prepend-rank python run.py

View file

@ -13,4 +13,5 @@ source $basekit_root/ccl/latest/env/vars.sh --force
export OMP_NUM_THREADS=$((56/$NUM_GPUS)) export OMP_NUM_THREADS=$((56/$NUM_GPUS))
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
export TORCH_LLM_ALLREDUCE=1 export TORCH_LLM_ALLREDUCE=1
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank python run.py mpirun -np $NUM_GPUS --prepend-rank python run.py

View file

@ -31,6 +31,6 @@ export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
export TORCH_LLM_ALLREDUCE=0 export TORCH_LLM_ALLREDUCE=0
export WORLD_SIZE=2 export WORLD_SIZE=2
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank \ mpirun -np $NUM_GPUS --prepend-rank \
python serving.py --repo-id-or-model-path YOUR_REPO_ID_OR_MODEL_PATH --low-bit 'fp8' --port 8000 --max-num-seqs 8 --max-num-batched-tokens 8192 python serving.py --repo-id-or-model-path YOUR_REPO_ID_OR_MODEL_PATH --low-bit 'fp8' --port 8000 --max-num-seqs 8 --max-num-batched-tokens 8192

View file

@ -29,5 +29,6 @@ source $basekit_root/ccl/latest/env/vars.sh --force
export OMP_NUM_THREADS=$((56/$NUM_GPUS)) export OMP_NUM_THREADS=$((56/$NUM_GPUS))
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
export TORCH_LLM_ALLREDUCE=1 export TORCH_LLM_ALLREDUCE=1
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank \ mpirun -np $NUM_GPUS --prepend-rank \
python deepspeed_autotp.py --repo-id-or-model-path 'meta-llama/Llama-2-70b-chat-hf' --low-bit 'sym_int4' python deepspeed_autotp.py --repo-id-or-model-path 'meta-llama/Llama-2-70b-chat-hf' --low-bit 'sym_int4'

View file

@ -28,6 +28,6 @@ NUM_GPUS=2 # number of used GPU
export USE_XETLA=OFF export USE_XETLA=OFF
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
export TORCH_LLM_ALLREDUCE=0 # Different from PVC export TORCH_LLM_ALLREDUCE=0 # Different from PVC
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank \ mpirun -np $NUM_GPUS --prepend-rank \
python deepspeed_autotp.py --repo-id-or-model-path 'mistralai/Mistral-7B-Instruct-v0.1' --low-bit 'sym_int4' python deepspeed_autotp.py --repo-id-or-model-path 'mistralai/Mistral-7B-Instruct-v0.1' --low-bit 'sym_int4'

View file

@ -33,6 +33,6 @@ if grep -q "Core" /proc/cpuinfo; then
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
fi fi
export TORCH_LLM_ALLREDUCE=0 # Different from PVC export TORCH_LLM_ALLREDUCE=0 # Different from PVC
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank \ mpirun -np $NUM_GPUS --prepend-rank \
python deepspeed_autotp.py --repo-id-or-model-path 'Qwen/Qwen1.5-14B-Chat' --low-bit 'sym_int4' python deepspeed_autotp.py --repo-id-or-model-path 'Qwen/Qwen1.5-14B-Chat' --low-bit 'sym_int4'

View file

@ -30,6 +30,6 @@ if grep -q "Core" /proc/cpuinfo; then
export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2 export SYCL_PI_LEVEL_ZERO_USE_IMMEDIATE_COMMANDLISTS=2
fi fi
export TORCH_LLM_ALLREDUCE=0 # Different from PVC export TORCH_LLM_ALLREDUCE=0 # Different from PVC
export BIGDL_IMPORT_IPEX=0
mpirun -np $NUM_GPUS --prepend-rank \ mpirun -np $NUM_GPUS --prepend-rank \
python deepspeed_autotp.py --repo-id-or-model-path 'lmsys/vicuna-33b-v1.3' --low-bit 'sym_int4' python deepspeed_autotp.py --repo-id-or-model-path 'lmsys/vicuna-33b-v1.3' --low-bit 'sym_int4'